View of Parallel encoding and decoding algorithms with optimized hardware architecture for polar codes to reduce complexity and processing time

Return to Article Details Parallel encoding and decoding algorithms with optimized hardware architecture for polar codes to reduce complexity and processing time Download Download PDF