Return to Article Details
A 32×32 16-bit integer matrix multiplication hardware acceleration design and evaluation on 45nm PDK
Download
Download PDF