View of Proposed early-stopping algorithm for the FPGA implementation of a Min-Sum decoder for NB-LDPC codes

Return to Article Details Proposed early-stopping algorithm for the FPGA implementation of a Min-Sum decoder for NB-LDPC codes Download Download PDF