Proposed early-stopping algorithm for the FPGA implementation of a Min-Sum decoder for NB-LDPC codes
10 viewsDOI:
https://doi.org/10.54939/1859-1043.j.mst.112.2026.47-55Keywords:
NB-LDPC; Min-Sum; Early-stopping algorithm; FPGA; SystemVerilog; Throughput; Latency.Abstract
This paper proposes an early-stopping algorithm applied to the design of a Min-Sum decoder for NB-LDPC (32,16) codes on FPGA. The decoder is implemented in SystemVerilog for NB-LDPC codes over GF(16) and evaluated on AWGN channels with performance metrics including bit error rate (BER), frame error rate (FER), average iteration count, and decoding latency. The early-stopping algorithm is integrated into the loop control block to terminate the decoding process as soon as convergence is achieved, thus reducing the average number of decoding iterations. Implementation results show that the average decoding latency is reduced to 134.4 ns, corresponding to BER ≈ 5.31 × 10−3 and FER = 0.12, consistent with reference MATLAB simulations. These results demonstrate that implementing NB-LDPC coding and decoding algorithms on FPGA, combined with an appropriate early-stopping mechanism, can significantly reduce hardware processing time, enabling real-time communication applications.
References
[1]. R. G. Gallager. “Low-density parity-check codes”. IRE Transactions on Information Theory, vol. 8, no. 1, pp. 21-28, (1962).
[2]. N. R. M. Achiri, H. Liu, and C. Schlegel. “Parallel CN-VN processing for NB-LDPC decoders”. 2021 IEEE Workshop on Signal Processing Systems (SiPS), pp. 88-93, (2021).
[3]. L. Y. T. Van, N. N. Cuong, H. T. Anh, M. C. Tuyen, and C. T. Dinh. “A 5G-code based iterative Non-Binary LDPC decoder”. 2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), pp. 1-6, (2021).
[4]. H. Zhu, X. Hu, Z. Cao, and X. Liu. “High-throughput non-binary LDPC decoder with simplified check-node processing over GF(2m)”. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 4, pp. 1952-1956, (2022).
[5]. S. Momin, P. A. Beerel, and M. M. Najm. “HF-LDPC: HLS-friendly QC-LDPC FPGA Decoder with High Throughput and Flexibility”. 2023 IEEE 41st International Conference on Computer Design (ICCD), pp. 566-573, (2023).
[6]. T. X. Pham, T. T. Nguyen, and H. Lee. “Hamming-Distance Trellis Min-Max-Based Architecture for Non-Binary LDPC Decoder”. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 7, pp. 2390-2394, (2023).
[7]. Y.-M. Kuo, M. F. Flanagan, F. Garcia-Herrero, O. Ruano, and J. A. Maestro. “Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on FPGA-Based RISC-V SoCs Using RISC-V Vector Extension”. IEEE Transactions on Aerospace and Electronic Systems, pp. 1-12, (2023).
[8]. N. Li and Y. Yang. “An FPGA-Based QC-LDPC Decoder Design”. 2024 9th International Conference on Intelligent Computing and Signal Processing (ICSP), pp. 1451-1455, (2024).
[9]. K. Wei, D. Garg, R. Nagai, T. Tomono, and H. Amano. “FPT-EMS: An FPGA Implementation Using NB-LDPC Code for Continuous-Variable Quantum Key Distribution”. Proc. 15th Int. Symp. Highly Efficient Accelerators and Reconfigurable Technologies, pp. 117-125, (2025).
[10]. H. Chreif, L. Zerioul, J. C. Perez-Garcia, S. Secci, and S. Taktak. “An FPGA-Based LDPC Decoder for Smart-NICs”. 2025 13th Wireless Days Conference (WD), pp. 1-9, (2025).
